module counter(clk, out_q);
  input clk;
  output reg [7:0] out_q;
  always @ (posedge clk)
	  out_q <= out_q + 1;
endmodule
